Abstract-In this paper, a novel de-embedding methodology is proposed for through silicon via (TSV) characterization by using a set of simple yet efficient test patterns. For all the test patterns, full wave models are developed and the electrical performance of the test patterns is analyzed thoroughly. Furthermore, broadband measurements are performed for the test patterns to verify the accuracy of the developed full wave models up to 40 GHz. Correlation between measurement and simulation results is discussed after optimizing the full wave models based on scanning electron microscope measurement. Analysis of measurement error is available as well. The proposed de-embedding method is applied to both the simulation and measurement results to extract the electrical characteristics of the TSV pair. Good agreement between the de-embedded results with analytical solution and the full-wave simulation for a standalone TSV pair indicates that the proposed de-embedding method works effectively up to 40 GHz. Finally, sensitivity analysis with regard to manufacturing tolerance of the test patterns to the final de-embedded results is performed.
and capacitance associated with long interconnects [2] . Many promising technologies [4] , [5] , such as three-dimensional integrated circuits (3-D ICs), 2.5-D silicon interposer technology, and embedded multidie interconnect bridge technology, have been implemented to realize integrated circuits with advantages of high interconnection density, high performance, low power consumption, and low cost. In 3-D ICs, two or more chips are stacked on top of each other in the vertical direction, and connected using through silicon vias (TSVs). The performance of the system can be highly improved by using TSVs as they provide very short connections and thus result in small parasitic inductance and conduction loss [6] [7] [8] [9] . Considering the thermal and manufacturing reliability issues related to 3-D IC technology [10] , 2.5-D interposer technology is brought up as an incremental step from the traditional 2-D SiP technology to the true 3-D IC technology. In the 2.5-D interposer technology, a silicon interposer is placed between the chips and the package substrate, where TSVs are used to connect bottom and top metallization layers of silicon interposer in the vertical direction. Considering the important role that TSVs play in both 3-D IC and 2.5-D IC technologies, it becomes essential to characterize the electrical performance of TSV accurately and efficiently [11] , [12] to better analyze the performance of a more complex TSV array [13] or the interposer in 3-D IC or 2.5-D IC technologies.
The most straightforward method to get the electrical response of TSVs is by measuring the scattering parameters (Sparameter) of the TSVs using vector network analyzer (VNA) and microprobes. In [14] and [15] , two-port microprobe measurement is performed to get the insertion loss and return loss of single-ended TSV up to 20 GHz. However, the dimensions of the studied TSV are large with a diameter of 50 μm and a pitch of 250 μm; and the double-sided probing system applied in [14] and [15] increases the complexity and difficulty of the measurement significantly. In [16] , high speed TSV channel is characterized based on frequency domain measurement up to 20 GHz. In [17] , both frequency domain and time domain measurements are performed for a test vehicle, which consists bumps, the redistribution layer, and TSV pair with short termination, to validate the proposed electrical model for TSVs. In [18] , test vehicles of TSVs with open and short terminations are modeled and measured to realize noninvasive defect analysis for high-speed TSV channel. However, the measurement results in [16] [17] [18] not only include the TSV pair, but also the interconnections for TSVs and probing pads. For typical dimensions of TSV for silicon interposer, both TSV diameter and pitch are too small for direct microprobing on TSV; it requires additional trace and pad structure for the compatibility with microprobes. A de-embedding procedure becomes necessary to characterize the accurate electrical performance of only TSVs, as widely applied to both active and passive microwave integrated circuits [19] [20] [21] [22] [23] . In [22] and [23] , de-embedding for TSVs is performed based on specific RF structures in both full wave simulation and measurement up to 20 GHz. However, the agreement between simulation and measurement results suggests the necessity of improvement of the proposed de-embedding method. In [24] , RF test structures are proposed and measured to extract the electrical performance of TSVs. However, it is based on two-port measurement and test structures occupy large areas for de-embedding. In this paper, a novel and robust one-port deembedding method is introduced for characterization of TSV pair in silicon interposer based on a set of simple yet effective test patterns, and verified by broadband microprobe measurement up to 40 GHz. In Section II, the proposed de-embedding method is introduced. In Section III, full wave models are built for each test patterns to study their corresponding electrical performance. In Section IV, broadband frequency domain measurement is performed for all test patterns. Throughout discussion about the quality of the calibration, accuracy of the measured results, correlation between the simulation and measurement results, and analysis of the measurement error is provided in this section as well. As shown in Section V, the response of the TSV is obtained by de-embedding pads and traces from the studied TSV pair using the proposed de-embedding method. The de-embedded results are then verified by both analytical characterization [25] and full wave simulation of the TSV pair only. The robustness of the proposed de-embedding method is further investigated in Section VI, by studying its sensitivity to the structural information of the test patterns. Conclusion is given in Section VII.
II. PROPOSED DE-EMBEDDING METHODOLOGY
The methodology of the proposed de-embedding [26] is briefly introduced in this section. Fig. 1 shows the geometries and corresponding models of the five test patterns that are designed to realize the de-embedding method. Test patterns 1-5 are shown in Fig. 1(a) -(e).
It can be seen from Fig. 1(a) to (c) that the first three patterns only consist of pads and traces with no TSVs connected. These three test patterns are used to characterize the electrical performance of the probing pads and connecting traces. Test patterns "Open" and "Short" have similar configurations, except that the two connecting traces are separated with each other in "Open"; while in "Short" they are connected with each other by a short trace with the same width as the connecting trace. The configuration of "Short 2" is the same as "Short" except that the length of the short trace used to short the two connecting traces is as 
Furthermore, a T-model is adopted to represent the electrical performance of the TSV pair, in which Z 1 stands for the series parasitic resistance and inductance of the traces and pads, Z 2 represents the shunt parasitic conductance and capacitance of the TSV pair. As long as Z TSVopen and Z TSVshort are calculated, both Z 1 and Z 2 can be obtained easily as, Equation (6) as shown at the bottom of the page.
Z Short , the impedance of the rounded pad used to short the two TSVs in test pattern 5, is assumed to be 0 in this paper. In real implementations, large solder bumps or wide traces are used to short the TSVs on the bottom of silicon interposer, which will result in nonzero Z Short . However, in the case that Z Short is much smaller compared with Z 1 and Z 2 , Z Short chosen as zero will have little effect to the final de-embedded results. In this paper, due to the unsuccessful manufacture of test pattern 5 [as shown in Fig. 1(e) ], only the first four test patterns will be discussed in the remaining part of this paper. The electrical performance of the TSV pair with open termination Z TSVopen is calculated and analyzed. However, detailed discussion about the de-embedded results of Z 1 and Z 2 using test pattern 5 is available in [26] from full wave simulation perspective.
III. FULL WAVE MODELING
Broadband full wave modeling for the test patterns is performed using a full wave solver up to 40 GHz. Fig. 2 (a) and (b) shows the 3-D and side views of the full wave simulation model for test pattern 4 as example [as shown in Fig. 1(d) ], respectively. The model consists of the probing pads, the connecting traces, and the open-ended TSV pair. The TSV pair is embedded in the silicon interposer and is surrounded by a 0.5 μm thick SiO 2 layer for dc isolation. The thicknesses of the traces are all 1 μm, and they are totally embedded in SiO 2 layer. Part of the pads and TSVs are also embedded in the SiO 2 layers. The total thickness of the SiO 2 layer is 2.25 μm. The detailed dimensional information is listed as follows: pad size is 40 μm ࢩ 40 μm ࢩ 7 μm (vias are simplified and considered as part of the pads), traces are 10 μm wide and 90 μm long for each pads with a thickness of 1 μm, the diameter of TSV is 5 μm, the height of the silicon interposer is 100 μm, the center-to-center distance between the pads is 200 μm, and the distance between the TSVs is 20 μm. Test pattern 1 is an open structure, whereas test pattern 2 is a short one. Both structures only consist of the probing pads and the connecting traces. The only difference between test patterns 1 and 2 is that, in test pattern 2, the two traces are shorted as shown in Fig. 3 (b). Test pattern 3 is similar to test pattern 2 except that the length of the shorting trace portion is It can be seen that parasitic capacitance dominates when geometry is open terminated such as test patterns 1 and 4; and parasitic inductance dominates when geometry is short terminated such as test patterns 2 and 3. For test pattern 4, the results suggest that capacitance dominates across the observed frequency range. However, the dominant performance of the test pattern 4 changes from capacitance to resistance from around 1 to 4 GHz. At higher frequencies, it changes back to capacitance. By analyzing property of silicon substrate, the impedance behavior of test pattern 4 can be understood in a more clear way. At low frequencies, silicon performs as conductor, so the capacitance between TSV and the silicon interposer dominates. When frequency goes up to approximately 1 GHz, silicon becomes lossy, so the conducted loss in silicon dominates and the conductance of silicon substrate shows its effect. When frequency goes higher than 4 GHz, silicon acts as dielectric and the capacitance between the two TSVs dominates [25] .
IV. MICROPROBE STATION MEASUREMENT
In [26] , [28] , and [29] , detailed introduction of the proposed de-embedding methodology and thorough discussion of full wave modeling of all the five test patterns are provided. However, the conclusions obtained in those papers are all based on full wave simulation results only. To verify the accuracy of the developed full wave models, it becomes essential to perform microprobe measurement for the test patterns. The measurement results of the test patterns are obtained up to 40 GHz based on effective calibration. Furthermore, the full wave models of the test patterns are optimized based on scanning electron microscope (SEM) measurement and then correlated with the measurements.
A. Measurement Setup
The schematic of the one-port measurement setup is shown in Fig. 5(a) . To enable the measurement, the microprobe is connected with one end of the precision cable; the other end of the cable is connected to one port of the VNA. Agilent E8364B is adopted in this measurement with effective working frequency of 10 MHz to 50 GHz. For microprobe, Model 40A-SG-200DP is used with pitch size of 200 μm and effective working frequency up to 40 GHz. CS-8 is used as the calibration substrate to perform short-open-load (SOL) calibration, with recommended pitch range of 50-250 μm. Many sets of high precise elements, such as shorts, opens, loads, and throughs, are available in CS-8 for ground-signal (GS), signalground, and ground-signal-ground footprints. Fig. 5(b) shows the interposer with all the test patterns manufactured. The four test patterns to be measured are marked by the red dashed line.
B. Discussion of SOL Calibration Quality
High-quality calibration is desired in microprobe measurement, since it lays the foundation for accurate measurement results. SOL calibration method is a very standard one that is widely adopted in VNA measurement. It is applied to remove the effect of VNA, precision cable, and microprobe, and move the reference plane of the measurement from the port of VNA to the tip of microprobe. However, verification for the accuracy of SOL calibration is easily overlooked sometimes.
The effectiveness of the SOL calibration is evaluated thoroughly in this section, by investigating the agreement between the calibration standards' parasitic provided by the vendor and the ones obtained from measurement. To get the parasitic values from measurement, SOL calibration is first performed and the microprobe is then relanded to the "Open," "Short," and "Load" calibration standards. S-parameters for each standard are measured and then converted to Z-parameters. The corresponding parasitic capacitance and inductance for the calibration standards are easily calculated out using the following two equations:
where C and L represent capacitance and inductance; f represents frequency; and Z imag represents the imaginary part of Z-parameter. In real world, it is impossible to achieve pure capacitance/inductance for real "Open"/"Short" standards used for calibration. To push the quality of the standards to higher and higher level, the value of the nondominant parasitic will be eliminated to be lower and lower. But they cannot be eliminated completely. For example, in real "Open" calibration standard, there will be resistance and inductance besides capacitance existing in its electrical performance, even the quality of this calibration standard is very high; similarly, there will be resistance and capacitance existing for "Short" and "Load" calibration standard as well. However, considering the high quality of the standards, (8) and (9) are still efficient since the effect of these nondominant parasitic is negligible. By substituting the converted Z-parameter into (8) and (9), the corresponding parasitic for each pattern is calculated as shown in Fig. 6 , in which (a), (b), and (c) represent the calculated parasitic capacitance for "Open" calibration standard, parasitic inductances for "Short" and "Load" calibration standards, respectively.
It can be seen from Fig. 6 that, when frequency goes higher than 1 GHz, the calculated parasitic values for the calibration standards are stabilized into nearly constant values which are around 4.33 fF, 24.5 pH, and 17.3 pH for "Open," "Short," and "Load" calibration standards, respectively. Table I shows the comparison of the standard and calculated calibration coefficients for CS-8 calibration substrate. For "Open" calibration standard, the provided parasitic capacitance is 4.3 fF; for "Short" and "Load" calibration standards, the provided parasitic inductances are 25.8 and 16.7 pH, respectively. The error percentages are calculated to be only 0.3%, 5%, and 3.5% for "Open," "Short," and "Load" calibration standards, respectively. Good agreement between the standard and calculated parasitic values demonstrates the high quality of the SOL calibration in this measurement from 1 to 40 GHz.
When frequency is below 1 GHz, the calculated parasitic values vary much from the ones provided by vendor since resistance also contributes a lot at low frequency, so it is hard to estimate the accuracy and effectiveness of the calibration process from the C and L perspective in this frequency range.
C. Effective Frequency Range of the Measurement
The electrical performance of the test patterns to be measured can easily go to extreme case (S parameters are very close to 0 dB) considering the small scaling of the measured test patterns. It is essential to make sure that the measurement frequency is in an effective range in which the measurement results can be trusted. To estimate the effective frequency range of the oneport microprobe measurement, the measured impedance profile of "Open" and "Short" calibration standards is provided in this part as shown in Fig. 7 .
The blue solid and red dashed lines represent the measured impedance for the "Open" and "Short" calibration standards, respectively. It can be seen from Fig. 7(b) that corresponding phases of the input impedance for "Open" and "Short" calibration standards are around 180°and 0°at low frequencies, which are inaccurate according to the relationship between parasitic and impedance. The inaccuracy of the one-port measurement at low frequency is due to the limitation of the ultralow and ultrahigh impedance measurements using VNA. In one-port measurement, when the impedance of device under test (DUT) is ultralow/ultrahigh, the measured S 11 will be very close to 0 dB, which cannot be accurately captured by the VNA anymore. When the frequency is beyond 1 GHz, the measured phases for "Open" and "Short" calibration standards are stabilized to be90°and 90°. Considering the low-frequency data from the measurement might not be able to represent the actual performance of the test patterns, the effective frequency range is determined to be from 1 to 40 GHz for this measurement.
D. SEM Measurement Results
After SOL calibration, microprobe measurements are performed for all test patterns to validate the accuracy of the proposed simulation models. For each test patterns, S-parameter measurement is performed three times to ensure good measurement repeatability.
Manufacturing tolerances result in great possibility that the dimensions of the test patterns in the manufactured chip are different from those in the original design. Thus, instead of directly comparing the measurement results with the simulation ones, full wave model correction is performed based on the structural information obtained from SEM measurements. As an example, Fig. 8 shows the SEM images of test pattern 4 with dimensions provided.
The designed diameter for both TSVs should be 10 μm. However, the SEM results indicate that the measured diameters for the TSV vary at different locations, which is 9.06 μm at the top and 9.46 μm in the middle. Similarly, the measured dimensions for the isolation layer and other structures in the test patterns have manufacturing tolerance as well, as shown in Fig. 8(c) and (d). By applying the measured structural information into the original full wave simulation models, more accurate simulation results are obtained for the test patterns. Fig. 9 shows the comparison results of Z-parameter between the measurement and optimized simulation. Fig. 9 The comparison results indicate that, for test patterns 2 and 3, the differences of the Z-parameter between simulation and measurement are almost constant in the whole interesting frequency range, which are about 3.4 dB for the magnitude and 12°for the phase. For test pattern 1, relatively large difference is observed between the measurement and simulation results when the frequency is beyond 5 GHz, especially for the phase part. Best correlation between simulation and measurement is achieved in test pattern 1, with 2 dB for the magnitude and 9°for the phase. These nonignorable differences and the correspondingly possible reasons will be discussed in next part.
E. Measurement Error Analysis
While there are many possible reasons that can lead to the disagreements of the results between the measurement and simulation, the major ones are found to be the following three: launching parasitic, defects in the manufactured test patterns, and discrepancy of the material property between measurement and simulation.
Many factors can contribute to launching parasitic during microprobe measurement, such as material difference between the substrate of the sample under test and calibration substrate. The parasitic of the probe itself will introduce some extra parasitic inductance or capacitance in to the measurement results as well. Furthermore, since it is very difficult to ensure same landing condition during the measurement for each test pattern, the field distribution of the probe tips under different measurements can be different, which further results in parasitic with different types and values. The corresponding capacitance and inductance for test patterns 1, 4 and test patterns 2, 3 are calculated based on (8) and (9), as shown in Fig. 10(a), (b) , and (c), (d).
It can be seen that the calculated capacitance for test patterns 1 and 4 has relatively good correlation between simulation and measurement, which are in the range of 10-100 fF for test pattern 1, and 20-220 fF for test pattern 4. For test patterns 2 and 3, the calculated inductance values vary more: the calculated inductance is around 50 pH for test pattern 2 and 55 pH for test pattern 3 obtained from simulation; while the values extracted from the measurements are 90 pH for test pattern 2 and 95 pH for test pattern 3. According to the study in [30] and [31] , the parasitic inductance for Model 40A GS probe with pitch size of 225 μm used for PCB measurement is in the range of tens to hundred pH with CS-14 as the calibration substrate. Depending on difference measurement conditions, there is possibility that parasitic inductance or/and capacitance can be introduced into the measurement. In this paper, as the used calibration substrate is CS-8 instead of CS-14 and the pitch size of the adopted microprobe is 200 μm instead of 225 μm, smaller parasitic values will be introduced into the measurement. The easiest solution to suppress the launching parasitic for silicon measurement is manufacturing the calibration patterns in the same chip as the test patterns are. The launch parasitic caused by the material difference between calibration substrate and test chip will be eliminated to minimum value by doing so. However, the launch parasitic caused by different launch might still exist. In this paper, considering that the effect of the parasitic inductance introduced by the probing pads and connecting traces is significantly small compared with the final impedance value of test pattern 4, whose electrical performance is dominated by the TSV pair capacitance, the proposed de-embedding procedure can still effectively extract the electrical performance of the studied TSV pair.
Various kinds of defects can occur in the test patterns due to the manufacturing limitations. For instance, as shown in Fig. 8(b) , voids are observed in the copper structure of test pattern 4, which will change the resistive performance of the test pattern. However, as the effect of voids to electrical performance is negligible [18] , they are not considered in the full wave simulation. The other reason that might be responsible for the disagreement is the discrepancy of material property between simulation and measurement. For real silicon processing, not all the dielectric materials can be pure SiO 2 . Instead, there will be several materials with different properties existing in the manufactured test patterns, it will contribute to the disagreement between simulation and measurement results as well. Detailed discussion regarding to the effect of the material property to the electrical performance of the test pattern is available in [29] .
V. ELECTRICAL PERFORMANCE EXTRACTION OF TSV PAIR
The proposed de-embedding method is applied to both the simulation and measurement results to extract the electrical performance of the TSV pair. The effect of the fixtures including the probing pads and connecting traces are removed after deembedding. Furthermore, analytical solution [25] and full wave simulation for a standalone TSV pair are available to verify the accuracy of the de-embedded results. Fig. 11 shows the Z TSVopen comparison results from different methods. The electrical response of the TSV pair with open termination is dominated by capacitive behavior as shown in the above-mentioned results. There is a transition to resistance around 1 GHz due to the property of the silicon substrate, and then dominated by capacitive behavior when frequency goes up to 4 GHz. Good agreement is achieved among the de-embedded results, the analytical solution, and full wave simulation results up to 40 GHz. It demonstrates the accuracy of the models of the test patterns and the effectiveness of the proposed de-embedding method.
Furthermore, corresponding capacitance of the TSV pair is calculated, as shown in Fig. 12 . The capacitance value of the studied TSV pair is around 140 fF at 1 GHz and gradually decreased to 20 fF when the frequency goes up to 40 GHz. At low frequency, the TSV to silicon substrate capacitance dominates. When the frequency goes beyond few GHz, the TSV to TSV capacitance, which is small compared with TSV to silicon substrate capacitance, starts to be predominant.
VI. SENSITIVITY ANALYSIS OF THE DE-EMBEDDING METHOD
The proposed de-embedding method requires several test patterns and assumes that all patterns are made following our designed value. However, manufacturing is not perfect as shown in previous chapters and there is some manufacturing process variations among the designed patterns. To check the robustness of our de-embedding method, sensitivity study is performed in this chapter. To study the sensitivity of the proposed de-embedding method to the manufacturing tolerance of the test patterns, the dimension of pads, thickness of the SiO 2 layers between traces and silicon interposer, as well as the trace widths of test patterns 1, 2, and 3 are swept, while the dimensions in DUT (test pattern 4) are kept as original values. The effect of the dimensions to the final de-embedded results is summarized in Fig. 13 . Considering the accuracy of the manufacture for silicon interposer, -5% and +5% are adopted as the maximum percentage that the dimensions can deviate from the original values. Fig. 13(a), (b) , and (c) shows the effect of the dimension of the pads, thickness of the SiO 2 layer below metal structure, and trace width in the test patterns to the final de-embedded capacitance of the TSV pair, respectively. For all simulations, each variable of test patterns 1, 2, and 3 is changed ±5% while test pattern 4 has no change. It can be observed that the largest deviations for the -5% and +5% cases from the original ones occur at 1 GHz for three swept parameters. The percentages of the deviation propagated to the final de-embedded capacitance at 1 GHz are summarized in Table II . The deviation percentages caused by the dimensional change of pad size, SiO 2 thickness, and trace width are 5.3% and 2.2%, 0.3% and 3.1%, 2.3% and 0.5%, respectively, for -5% and +5% cases. It demonstrates the suppression effect of the proposed de-embedding method to the propagation of the errors, which might be caused by the inaccurate dimensions due to manufacturing limitation.
The closed-form expression of Z TSVopen is derived as following equation:
The worst cases, in which the effect of the dimensional change to the final capacitance is maximized, can then be determined based on (10 with largest pads (+5% case), widest traces (+5% case), and thinnest SiO 2 layer (-5% case) below metal structure. Similar analysis can be performed for Y Short and Y Short2 as well. Full wave simulations for test patterns 1, 2, and 3 are performed to extract the largest deviation. Fig. 14 shows the comparison results of the capacitance of the TSV pair, extracted from full wave simulation, in which blue circled line represents for minimum value, black solid line represents for original value, and purple triangular line represents for maximum value. It can be seen that, even considering the worst cases, the largest deviation percentages for minimum and maximum de-embedded capacitance are 5.7% and 4.2%, respectively. The deviation further decreases to 1.4% and 1.0% when frequency increased to 40 GHz. It demonstrates that the proposed de-embedding method can work very effectively and robustly up to 40 GHz.
VII. CONCLUSION
In this paper, a very effective and robust de-embedding method based on simple test patterns is proposed for TSV pair in silicon interposer. The proposed test patterns are modeled accurately using a full wave solver and then optimized based on the structural information measured by SEM. Furthermore, frequency domain measurements are performed for all the test patterns up to 40 GHz to verify the accuracy of the full wave models. The de-embedding method is applied to both the full wave simulation and microprobe measurement results to extract the electrical performance of the single open-terminated TSV pair. The de-embedded results are verified by both the analytical solution and the full wave simulation of one single TSV pair. The sensitivity analysis given in the paper verifies the robustness of the proposed de-embedding method further.
